In this paper, an improved power quality converter derived from Cuk converter is proposed for the electric vehicle battery charging under universal-input voltage operation. The proposed converter offers high voltage gain, low voltage stress across the switch, lower conduction losses and reverse recovery losses during low input voltage condition. It yields improvement in efficiency at the low input supply voltage over the single-switch converters such as buck-boost, fly-back, SEPIC, and Cuk topologies and two-switch buck-boost cascaded converters. The proposed converter is designed to operate in a continuous conduction mode. The modeling and simulation of converter are carried out in the Simulink environment of MATLAB software. The developed simulink model is validated by a prototype model of same specification using Xilinx made Spartan3 processor under MATLAB environment in real time. To investigate the performance of the converter in terms of power quality indices like THD, input PF of source voltage and source current are evaluated under constant voltage and constant current modes of battery charging, for Journal of Green Engineering, Vol. 7, 255-284. doi: 10.13052/jge1904-4720 wide range of supply voltage variations. The performance of the converter is tested both in steady state and transient conditions.
Introduction
Power-factor correction (PFC) converters based on non-isolated/isolated DC-DC converters have been widely used in electric vehicle battery charger circuits [1] . These converters are designed to operate in continuous or discontinuous conduction mode (CCM or DCM) [2] . The DC-DC converters like boost, buck-boost, and Cuk with discontinuous mode of operation possess power factor correction features [3] . In order to operate PFC converters in DCM, only the DC output voltage needs to be sensed. Although these converters are advantageous to be used in low power applications because of simplicity of control, on contrary they suffer from large current stresses and high conduction loss. A topological review of DC-DC converters (buck, boost, buck-boost, fly-back, forward, Cuk, SEPIC, Zeta converter) under DCM mode is presented in [4] . Based on this review, the boost converter and flyback converter are found to be most suitable for DCM PFC usage. However, remaining DC-DC converters are also employable, if their V-I characteristics are altered to operate in CCM mode.
Large variations in efficiency of the PFC converters have been observed, when fed from wide supply voltage range (90 V-265 V, 50 Hz). The boost converter exhibits poor efficiency when fed from low input voltage. In this case conduction loss in the switch and reverse recovery loss in the diode are responsible for poor efficiency at low input voltage. These losses have to be dissipated by providing larger heat sink which leads to low power density. Several topologies of PFC based AC-DC converters have been reported in the literature [1] [2] [3] [4] [5] . The losses encountered by the converter when it is fed at lower input voltage can be reduced by employing converters with large step up gain and lower voltage stress across the switch [5] .
There are several approaches for providing larger voltage gain and lower voltage stress across the switches. Some of them include transformer based topologies, cascaded converters, quadratic converters, coupled inductor based converters and voltage multipliers. The cascaded converters and quadratic converters can be used to meet desired voltage conversion ratio. However, the overall efficiency of these converters is low due to product of efficiencies of each cascaded connected converter. The large turn ratio is necessary for the use of coupled inductor based converters and transformer based topologies. The leakage inductance of these inductors results in increase of voltage spikes across the switch. In addition, it also causes considerable loss [8] . To solve the above issues, clamp circuits and snubber circuits have been proposed in [6] [7] [8] [9] [10] which yield additional complexity and cost in the system. The voltage multiplication was carried out utilizing a boost converter for the dual purpose of increased voltage gain and lower switch voltage stress [11, 12] .
To meet the increasing power demand at higher conversion ratio, various DC-DC converters are integrated with switching capacitor/inductor in [13] , which may be operated both for stepping up or down the output voltage. A new group of converters having a single switch, but with large value of voltage gain is proposed in [14] . In comparison with [13] , the main features of new family include a higher voltage gain for low duty cycle, and lower voltage stress across the switch. This facilitates the use of switches having low on state resistance, resulting in increased efficiency. The use of schotky diodes was made possible by this configuration which reduced the turn-off losses. Thus, the high voltage gain and lower voltage stress across the switch result in efficiency improvement.
In this paper, Cuk-derived PWM-converter based improved power quality converter is proposed for electric vehicle battery charging applications with universal input (90 V-265 V). The existing power grids may face power quality issues due to off-grid battery charging of more number of electric vehicles [15, 16] . These power quality issues arise due to harmonics that are drawn by the battery chargers of these electric vehicles. Eventually it degrades the distribution transformer resulting in reduced life [17] .
Due to the high voltage gain and low switch voltage stress of the proposed converter, it has reduced conduction and switching losses. The high voltage gain result in lower average current through the switch and thus contributes for lower conduction loss. The reduced voltage stress also contributes for reduction in reverse recovery losses in the output diode, and thus contributing for the overall efficiency improvement. As the topology has inductor at input side the pulsed current problem that is present in buck boost topology is absent. The complete manuscript is organized in eight sections. The brief introduction and issues pertaining to power factor correction is presented in Section 1. In Section 2, the operation of the converter with equivalent circuit under different modes and switching waveforms are described. The design criterion of the converter is provided in Section 3. The brief description of the control scheme, small signal analysis and stability are presented in Section 4.
The simulation and performance of the converter are discussed in Section 5. Experimental results are discussed in Section 6 and comparative analysis is presented in Section 7. At last, the conclusion is provided in Section 8.
System Cofiguration of Cuk-Derived PFC Converter
The proposed system configuration derived from the Cuk Converter exhibits different characteristics compared to conventional PFC converters. The switch SW 1 of proposed topology is modulated for controlling the output DC voltage or output current. The PFC converter is designed to operate such that current carried by input inductor (L i ) is continuous over one switching cycle. The load is considered as a battery demanding 1.25 A of current during constant current mode and requiring 400 V during constant voltage mode. Figure 1a shows the power circuit of Cuk-derived PFC converter and Figure 1b shows the control scheme for the vehicle battery charging.
The charging cycle of a Li-ion battery (or a similar battery) consists of a constant-current mode and a constant-voltage mode. To reflect these two modes, the design of control block contains two feedback paths as shown in Figure 1b . One feedback path regulates the battery voltage in the constantvoltage mode and second feedback path regulates the battery current in the constant-current mode. The shift between these two modes is implemented using a mode selector block that depends on the state of charge (SOC) of battery.
Topology of PFC Converter
The Cuk-derived PFC converter consists of a single-phase diode bridge rectifier followed by a DC-DC Cuk converter as shown in Figure 1a 
Operation of PFC Converter
The operation of converter depends on switching state of switch SW 1 . The connection of intermediate capacitors (C 1 , C 3 ) changes from series to parallel connection as switching state of switch SW 1 changes from ON to OFF. The equivalent circuit during ON and OFF state of the switch SW 1 are depicted in Figure 2a and Figure 2b . The Cuk-derived PFC converter is designed to operate in continuous conduction mode i.e. the current through inductor (i Li ) is continuous over one switching period. Figure 2c shows the voltage and current waveforms over one switching cycle. The detailed mode-wise analysis is carried out with assumptions that all the circuit elements are ideal. The output filter capacitor (C o ) is assumed to be large such that the output voltage ripple is neglected.
Mode I: When the switch SW 1 is turned ON, the output diode D o is forward biased. Power diodes (D o1 , D o2 ) are in reversed biased by the negative voltage (V C1 + V dc ) that appears across them. The equivalent circuit during this mode is shown in Figure 2a . During this mode, the input inductor current (i Li ) increases gradually from its minimum value (I Lmin ) and stores energy as shown in Figure 2c shown in Figure 2c . At the end of the mode-I, inductor current reaches to its maximum value (i Lmax ) as shown in Figure 2c .
Mode II: This mode start with the turning OFF of the switch SW 1 . The equivalent circuit is depicted in Figure 2b . In this mode of operation both power diodes (D o1 , D o2 ) are in forward biased at the same time, which gives rise to a path for inductor current. The output diode D o is reversed biased by the negative voltage (V C1 -V o ). In this interval, the input inductor current charges both capacitors C 1 and C 3 . Simultaneously, output capacitor C o discharges energy by supplying power to load as shown in Figure 2b .
Design of Cuk-Derived PWM Converter
The design of Cuk-derived PWM converter mainly includes the calculation of passive components. The value of these components depend on power requirement, switching frequency, worst case input and output voltage requirements, mode of operation and loading conditions. A Cuk-derived PWM converter is designed for DC-link voltage control and PFC at the AC mains. The instantaneous supply voltage is given as,
where V m is the peak input voltage, and f L is the supply frequency.
The instantaneous voltage appearing after the diode bridge rectifier is as follows,
The output DC voltage of Cuk-derived PWM converter is given as,
The momentary value of duty cycle D(t) depends on the input voltage for the PFC converter, v in (t) and the required output voltage V dc .
The value of input inductor (L i ) is determined by allowing the ripple current to be 25% of the average value of the current. 
Control Scheme and Small Signal Model
Battery charging methods namely constant voltage and constant current charging are implemented. Depending on mode of battery charging, either regulated output voltage or output current is to be maintained with unity power factor at the ac input supply side. A brief description of the control scheme and stability are presented in this section.
Control Scheme
The main objective of the controller of the proposed converter is to maintain voltage or current regulation at output dc side and harmonic reduction at the ac supply input. The control structure is shown in Figure 1b . The sensed voltage or current at the point of DC output terminal contains distorted components due to high frequency switching. Therefore, these sensed signals are passed through low pass filters (LPFs) and these filtered signals are used as input signals to controller. The reference voltage V * dc (k) is compared with the sensed dc-link voltage
This voltage error V e (k) is fed to proportional-integral (PI) controller for generation of a controlled output V c (k) as
Where, k pv , k iv are the proportional gain and integral gain of the voltage PI controller. The reference current i * Li (k) is generated by multiplying the controller output with the unit template of supply voltage u s (k) as follows;
Where u s (k) is the unit template of supply voltage; v s (k) represents the amplitude of supply voltage at any instant k. This reference current i * Li (k) is compared with the sensed input current i Li (k) to generate the PWM signal for PFC converter switch. Based on state of battery charge, the selection of constant current (CC) or constant voltage (CV) mode is carried out.
From Mode-I and Mode-II operation of the converter, two sets of differential equations describing each mode of the converter leads to the development of the state space model of the system. Further state space averaging of the two state space model results in an averaged model given by Equation (7).
Which is a nonlinear continuous time equation.
To obtain a small signal model around the quiescent operating point, the following small signal perturbation is added to the above averaged model
Where Xo >>
Adding the above perturbations in the averaged model, we get following small signal model,
Where
Using the above equation for output, the duty-cycle-to-output, duty-cycle to inductor current and input-to-output transfer function is given by
In this paper, Leverrier algorithm is used to develop the resolvent matrix
The transfer functions from Equation (9) and Equation (10) are written as,
The block diagram describing the closed loop current mode control is given by Figure 3 . Where, G pv (s) is the duty-cycle to output voltage transfer function given by Equation (9) G pi (s) is the duty-cycle to inductor current transfer function given by Equation (10) G 1 (s) is called the current error to duty cycle transfer function given by,
Where w sh =
(1−a).6.fs 1+a
α1+α3 , α 1 is the on-time slope of inductor current, α 2 is the off-time slope of inductor current and α3 is the slope of the external compensating ramp. α 1 and α 2 are given by equations:
The control voltage to duty-cycle transfer function G d (s) generated by the internal current loop is given by following equation, 
Performance of Proposed Converter
Simulink model of Cuk-derived PWM-Converter-based IPQC, rated for 500 W, 400 V/1.25 A is developed with the help of SIM Power System toolbox of MATLAB software. The parameters of the simulation are tabulated in Appendix A. The performance of the converter feeding the resistive load is simulated for continuous current mode. Input voltage (v S ) and input current (i S ) are used for assessing the power quality of the converter. The voltage (V dc ) across the DC Link, the current through the input inductor (i Li ), the voltage across the intermediate capacitor (V C1 , V C3 ), voltage across the switch (V SW 1 ), and switch current (i SW 1 ) are observed during simulation study. From the above observed parameters, power quality parameters are obtained for further evaluation of its quality.
Steady State Performance of Cuk-Derived PWM Converter
Feeding the Battery Load in Constant Current Mode 
Transient Performance of Cuk-Derived PWM Converter Feeding the Battery Load under Source Voltage Disturbance During CC Mode
To study the converter performance against source voltage variation, certain disturbances in source voltage from its nominal voltage 230 V are applied, and its response against these variations is observed. In Figure 5b , a 20% step decrease in source voltage from its nominal value of 230 V is applied at time instant t = 1 sec. It is observed that, output current regulation is maintained. It is observed that the overshoot, undershoot and transient response time are within limits. 
Transient Performance of Cuk-Derived PWM Converter Feeding the Battery Load under Transition from CC to CV

THD of Input Voltage and Input Current of Cuk-Derived PWM Converter Feeding Battery Load at 230 V Input in CV Mode and CC Mode
The input voltage and current along with its spectra and THD are observed. Figure 6a and Figure 6b show the input voltage THD at 230 V with battery load. The results are obtained both in CV and CC modes. Figure 6c and Figure 6d show the THD of the input current at an input of 230 V and battery load in CV mode and CC mode respectively. Table 1 shows tabular column listing voltage THD, current THD and total power factor in CV mode and CC mode respectively. 
Experimental Analysis
The proposed converter is developed in the laboratory environment with the parameters given in Appendix B to validate the simulation study. A non-ideal supply system is realized by inserting additional source inductance for voltage distortion. A Fluke power analyzer and Agilent make digital oscilloscope are used for recording of waveforms in steady state and transient state respectively. The proposed converter is implemented using the Xilinx made Spartan3 FPGA board (XC3S5000) with 25 μs sampling time in real time. Available slots has ADC and signal conditioning blocks with a finite number of channels allocated for each block. The experimental set up is shown in Figure 7 . The input source voltage (v s ), source current (i s ), DC output voltage (V DC ), DC output current (I DC ), switch voltage (v sw ), switch current (i sw ) are recorded as shown in Figure 8 - Figure 9 . The performance of the converter is studied for battery charging application in constant voltage and constant current mode. maintained along with the sinusoidal shape of the source current waveform and unity displacement factor. Figure 9 shows the dynamic performance of the converter during supply voltage and load disturbances. During the supply voltage variation from 230 V to 180 V as shown in Figure 9a , the battery charging with 400 V (constant voltage mode) is maintained with a settling time of 300 msec and permissible overshoot. During load disturbance, load is changed from 300 W to 500 W as shown in Figure 9b . In this case also the converter is stabilized with new load after a settling time of 300 msec. Figure 9c shows the steady state voltage and current waveforms with battery charging in constant current mode with 230 V as input voltage. In this case battery is charging with constant current of 1.25 A and output voltage is left unregulated. Figure 10 shows the waveform of supply voltage (v s ) and supply current (i s ), input active power (P s ) and reactive power (Q s ) at input voltage of 85 V (min) and 230 V (nominal). With 85 V input voltage, it is observed that a voltage THD of 1% and current THD of 4.8% is obtained. At this time reactive power required is 50 VAR as shown in Figure 10b . With nominal voltage of Figure 10g and Figure 10h show waveforms of source voltage, source current and its THDs which is 0.4% and 4.7% respectively. Table 2 shows power quality measures such as voltage distortion and current distortion along with power factor at different input voltage. During this time, the converter driving a load of 500 W with constant voltage in operation. Table 2 also gives the similar readings for constant current operation. The converter is made to operate at a constant output current of 1.25 A. In both the modes of battery charging, performance of converter from power quality point of view is found satisfactory. 
Comparative Analysis
In order to highlight the benefits, a comparative study between the proposed PFC converter and buck-boost based improved power quality converters is carried out in view of switch voltage stress, current stress, conduction loss, switching loss and results are summarized in Table 3 . The data is tabulated for these two configurations at a maximum duty-cycle corresponding to the minimum input voltage. The proposed topology has shown an improvement in efficiency, with reduced voltage stress and current stress of switch in comparison with buck boost topology based IPQC. The comparison is done keeping the following parameters in view.
Duty-Cycle Requirement
The duty-cycle requirement of the proposed converter is much lower as compared with the conventional scheme. It is also shown that the switch current stress is less owing to the inherent topological voltage gain equation.
Efficiency
The switch voltage stress is lower compared to the conventional step-down based PFC converters with the additional advantage of reduced current stress. This results in reduced conduction loss as well as reduced switching loss resulting in improved efficiency which is shown in Table 3 . It can be shown that both switching and conduction losses are less over the entire input voltage range compared to the conventional schemes resulting in increased efficiency. Typical R dson is assumed to be 10 mΩ and typical sum of rise and fall time is assumed to be 30 nsec, in calculating the conduction and switching loss 
Conclusion
The 
